Abstract-This paper presents the characterization of the temperature-dependent short-circuit performance of a Gen3 10 kV/20 A silicon carbide (SiC) MOSFET. The test platform consisting of a phase-leg configuration and a fast speed 10-kV solid state circuit breaker, with temperature control, is introduced in detail. A novel FPGA-based short-circuit protection circuit having a response time of 1.5 µs is proposed and integrated into the gate driver. The short-circuit protection is validated through the platform. The short-circuit characteristics for both the hard switching fault and fault under load (FUL) types at various dc-link voltages (from 500 V to 6 kV) are tested and discussed. The saturation current increases with dc-link voltage and achieves 360 A at 6 kV. Different from low voltage SiC devices, there is no current spike in FUL type of fault. The temperature-dependent short-circuit performance is also presented from 25 to 125°C. The difference of short-circuit waveforms at various initial junction temperatures can be neglected. A thermal model of the 10-kV SiC MOSFET is built for the junction temperature estimation during the short circuit and for analysis of the initial junction temperature impact on the short-circuit performance.
I. INTRODUCTION

S
ILICON carbide (SiC) power semiconductors show superior performance on device's voltage rating and switching frequency in medium and high voltage levels (>3.3 kV), considering the higher breakdown field strength of SiC and lower switching loss of high voltage (HV) SiC devices. Therefore, HV SiC devices can be applied in medium and high voltage SiC-based converters, e.g., medium voltage (MV) motor drives [1] - [3] and grid interface converters [4] - [7] , bringing great benefits in efficiency, weight, size, and control band-width compared to Si-based converters. The HV SiC devices, including junction barrier Schottky (JBS) and p-i-n diodes [8] , [9] , junction gate field-effect transistors (JFETs) [10] , metal-oxide-semiconductor field-effect transistors (MOSFETs) [11] - [15] , bipolar junction transistors [11] , and insulated gate bipolar transistors (IGBTs) [16] , were rapidly developed in recent years. HV SiC MOSFETs, having many desirable performance features, including normally OFF operation, low turn-OFF loss due to the lack of bipolar tail current, low conduction loss, and low gate charge, shows a wider application among these switches [17] . Cree/Wolfspeed has released its Gen3 10 kV/ 20 A MOSFET recently. The specific ON-resistance has dropped from 160 mΩ · cm 2 to 100 mΩ · cm 2 through optimized doping design in the drift and JFET regions [18] . Characterization and protection of the Gen3 10 kV/20 A SiC MOSFET will be the focus of this paper.
Understanding characteristics of the emerging device, including static, switching, and short-circuit performance, is essential for successful application. Some efforts have been made to characterize HV SiC power semiconductors [19] - [22] . However, many key characteristics have not been extensively measured or understood. Among them, the short-circuit fault with its protection design is the most critical from users' perspective. The short-circuit characterization and performance of 1.2 and 1.7 kV SiC devices have been presented [23] - [28] . Short-circuit protection of the LV SiC device has also been proposed [29] - [34] . But there is a limited published research regarding the short-circuit behavior of HV SiC devices [22] , [35] . The Gen1 10 kV/10 A SiC MOSFET was characterized, but only for the hard switching fault (HSF) condition [22] . Only limited research about shortcircuit protection of the HV SiC devices has been published [20] , [21] . The short-circuit protection circuit for SiC devices has stricter requirement on dv/dt immunity and response time compared to their Si counterparts and this requirement is even more stringent for HV SiC devices. The dv/dt of the 10-kV SiC MOSFET can easily approach 100 V/ns [20] . The short-circuit withstand time is also short for HV SiC MOSFETs. Even though Cree/Wolfspeed has announced the 10-kV SiC MOSFET, which has enhanced short-circuit capability with >10 μs short-circuit withstand time [15] , most of the HV SiC MOSFETs can only survive within 2-5 μs during a short circuit. Thus, the short-circuit protection circuit with <2 μs response time is desired. This paper focuses on the Gen3 10 kV/20 A SiC MOSFET produced by Cree/Wolfspeed. The MOSFET module incorporating these devices, manufactured by Danfoss silicon power for MV solar inverters, is shown in Fig. 1 . The short-circuit withstand time of the MOSFET is approximately 2 μs. The platform, which can test both HSF and fault under load (FUL), is introduced in Section II. The short-circuit protection with a response time of 1.5 μs is presented and validated in Section III. The short-circuit characteristics at various dc-link voltages and initial junction temperatures are demonstrated and discussed in Section IV.
II. SHORT-CIRCUIT CHARACTERIZATION
The MOSFET module shown in Fig. 1 has two distinct sections. The first section (left) is a single-phase rectifier made of four 10 kV/20 A JBS diodes, and the second section (right) is an H-bridge constructed from four Gen3 10 kV/20 A SiC MOSFETs and four of 10 kV/20 A antiparallel JBS diodes. Only one phaseleg from the H-bridge section will be used in the short-circuit test platform. The equivalent circuit of the MOSFET module is shown in Fig. 1(b) . The picture and the schematic of the short-circuit test platform is shown in Fig. 2 . C dc is the dc-link capacitor and will be charged by a high voltage dc power supply (up to 15 kV dc). The decoupling capacitor C dec is needed to maintain the dc voltage of the power module constant during the short circuit. L s1 represents the stray inductance on the cable connecting C dc with the power module (around 3 μH). L sc is short-circuit inductance. The gate-to-source of the upper device is shorted. The initial junction temperature of the MOSFET at the beginning of the short circuit can be adjusted from room temperature to 125°C by a hot plate beneath it.
The measurement setup is important for the short-circuit test of the 10-kV SiC MOSFET. The drain-source voltage v ds can be measured with a commercial HV passive probe (e.g., Tektronix P6015A). The bandwidth is around 100 MHz and sufficient for the short-circuit test. The gate-source voltage v gs can be measured with LV probes (e.g., Tektronix TPP1000) considering the voltage isolation is not required. The range of the current probe should be large enough because the saturation current of the 10-kV SiC MOSFET during the short circuit will be very high. The CWT ultra mini Rogowski coil is selected. The Rogowski coil is easily disturbed by high dv/dt and should be placed at the source terminal of the device under test (DUT). The common mode current during the short-circuit flows through the probe and oscilloscope, resulting in a nonnegligible voltage drop on the stray inductance of the probe cable. Therefore, the stray inductance of the probe cable should be minimized by decreasing the area of the measurement loop.
A. Control Signal
A 10-kV solid state circuit breaker (SSCB) is paralleled between the drain and source of the upper device. By phasing the control signals of the lower device (S1) and SSCB (S2), the short-circuit performance of the lower device, which is also the DUT, both during HSF and FUL conditions can be evaluated. The gating sequence of S1 and S2 to achieve HSF and FUL are shown in Fig. 3 . 1) HSF test: S2 closes at t 0 first and keeps in ON-state. S2 should completely close before t 1 . At t 1 , the turning-ON of S1 causes the short circuit. From t 1 to t 2 , S1 operates in the short-circuit condition. The short-circuit protection of S1 is triggered at t 2 and S1 shuts OFF. The time duration of S1's control signal for ON-state (i.e., t 3 − t 1 ) should be longer than the response time of the short-circuit protection (i.e., t 2 − t 1 ), so that the short-circuit protection can be triggered and tested. After a short period, S2 opens at t 4 . The time duration t 4 − t 0 should be shorter than the SSCB's short circuit withstand time to ensure that the test platform is not damaged. 2) FUL test: S1 begins to turn ON at t 0 and completely turns ON before t 1 . The fault caused by the sudden short circuit at the load side can be emulated by the closing of S2 at t 1 . The short-circuit protection of S1 is triggered at t 2 and S1 shuts OFF immediately. S2 opens at t 4 .
B. Decoupling Capacitance
There is a nonnegligible voltage drop ON L s1 during the short circuit. Therefore, the decoupling capacitor C dec is significant to maintain the dc voltage of the power module during the short-circuit test. C dec and the power module should be placed as close as possible. Different from the setup of C dec for the double pulse test (DPT) platform, C dec for the short-circuit test platform should be sufficient to supply the energy loss of the device and the energy storage of L sc . The variation of the dc voltage of the power module during the short-circuit test can be approximately described by
E loss is the energy loss of the MOSFET during the short circuit and 20 J is used as the maximum E loss . I sat is the saturation current of the MOSFET at rated dc-link voltage and estimated to be less than 400 A. L sc is about 1 μH. If the maximum allowable voltage variation is 10% during the short-circuit test, the minimum C dec can be calculated as 5.6 μF. In the DPT platform, C dec is much smaller and 20 nF is enough to suppress the voltage spike during normal switching transients [36] . Fig. 4 shows the comparison of the short-circuit test with different C dec . The HSF type of short circuit is tested under 3 kV dc-link voltage. A 20 nF C dec , which is the same with that for the DPT platform, is used in Fig. 4(a) . The dc voltage of the power module drops 2.1 kV during the short-circuit test, resulting in a large error for the energy loss and saturation current evaluation. When C dec increases to 12 μF, the dc voltage can be maintained and the voltage drop is only 150 V, as shown in Fig. 4(b) . Therefore, sufficient C dec is very important for the short-circuit test.
C. SSCB Design
The SSCB in the platform should satisfy some requirements including the following.
1) The saturation current of the SSCB should be higher than that of the 10-kV SiC MOSFET, so that the MOSFET will withstand complete dc-link voltage during the short circuit.
2) The SSCB is required to have good short-circuit capability for safety consideration (>10 μs short-circuit withstand time).
3) The turn-ON speed of the SSCB plays an important role during the FUL type of short circuit. It should be fast enough, in order to emulate a sudden short circuit at the load side and minimize its impact on the short-circuit performance of the 10-kV SiC MOSFET. Therefore, the conventional Si IGBT, which stably has >10 μs short-circuit withstand time, is applied. The SSCB is made up of three 3-kV IGBTs in series connection. IXBF55N300 is selected and +15 V/-5 V is applied for the gated drive bias voltage. The switching speed is determined by the time constant of the gate drive (i.e., R gon × C ge ). The time constant of the gate drive of the SSCB (R gon = 10 Ω, C ge = 7 nF) is the same with that of the 10-kV SiC MOSFET (R gon = 15 Ω, C ge = 4.7 nF) and equals 70 ns. The over-voltage protection through the active gate clamping [37] and the desaturation protection with 10 μs response time for short circuit [38] are applied for the SSCB. The picture of the SSCB is shown in Fig. 5 .
III. SHORT-CIRCUIT PROTECTION
A. Commercial Gate Drive ICs With Short-Circuit Protection
Some commercial gate drive ICs have already integrated overcurrent protection using desaturation strategy, e.g., IR2127 produced by Infineon and MC33153 produced by On Semiconductor. Fig. 6 shows the schematic of the desaturation protection. During ON-state, C blank is charged by the controllable current source I cc . V D ES , which is the voltage level of C blank , is clamped by the ON-state voltage drop of the power device. If the shortcircuit occurs, the voltage drop on the power device increases dramatically. Eventually, V D ES will be charged higher than the threshold V th and the fault signal FO will be triggered. In OFFstate, the controllable current source I cc is bypassed. However, the displacement current through the parasitic capacitor of diode D sat , which is caused by the high dv/dt during normal switching transients, can also charge C blank and induce an additional voltage noise across the DES-pin. The voltage noise might falsely trigger the short-circuit protection. Considering that in the worst case the complete displacement current charges C blank , the voltage noise can be calculated by
C sat is the parasitic capacitance of D sat . Because the voltage noise caused by the high dv/dt should be lower than V th , a large C blank is required. However, the response time will increase with the increasing C blank . When the short circuit happens, the voltage drop ON the power device will instantly exceed V th , while V D ES is gradually charged to V th by I cc . Therefore, the response time is determined by I cc and C blank can be represented as:
Here, D sat can use series-connected lower voltage diodes, e.g., four 3.3 kV diodes (GAP3SLT33) in series connection. The total capacitive charge at 6 kV dc-link is 20 nC. Commonly I cc is lower than 1 mA considering the power dissipation of the gate drive IC (e.g., 270 μA for MC33153) [39] . If the maximum I cc is 2 mA, the fastest response time can reach 10 μs based on (2) and (3), which is still much longer than the short-circuit withstand time of the 10-kV SiC MOSFET. The short-circuit response time of the commercial gate drive for HV Si IGBTs (e.g., 1SD210F2 from Concept) is also longer than 10 μs [40] . The interference of high dv/dt on the short-circuit protection is also discussed in [30] . Furthermore, voltage levels of the commercial gate drive ICs (e.g., a desaturation threshold of 6.5 V for MC33153) are not high enough for the 10-kV SiC MOSFET considering the ONstate voltage drop for the 10-kV SiC MOSFET is much higher. In order to achieve shorter response time with sufficient dv/dt immunity, a novel FPGA-based short-circuit protection scheme is proposed and presented in the following section.
B. FPGA-Based Short-Circuit Protection
The desaturation strategy is still applied as the short-circuit protection. However, the protection signal will go through a FPGA for further signal processing. The protection scheme is shown in Fig. 7 .
The controllable current source is replaced by a constant voltage source V cc . C blank is charged by V cc through R 1 . Different from the commercial gate drive IC, C blank is much smaller and only suppresses GHz frequency noise. A 10 pF ceramic capacitor is selected as C blank . The charging time constant is 150 ns with a 15 kΩ R 1 . The charging circuit is fast enough so that V DES can track v ds . V DES is the sum of the forward voltage drop of D sat and the ON-state voltage of the 10-kV SiC MOS-FET. The output characteristics at various junction temperature and v gs = 15 V are shown in Fig. 8 . The short-circuit protection cannot be triggered when the MOSFET conducts the rated current 20 A at 150°C. Therefore, the protection threshold of the ON-state voltage drop is selected as around 30 V which is the sum of the MOSFET threshold voltage (20 V) and the voltage drop on D sat (around 10 V). In order to eliminate the temperature impact of the D sat voltage drop, the reference temperature compensation is done at V th . The protection threshold current at 25°C is tested to be 50 A. The output characteristics are tested for four pieces of 10-kV SiC MOSFET dies and the difference is negligible. A 60 V V cc , which is supplied by a boost converter, is used here. V D ES is stepped down by a resistor divider R 2 and R 3 . A 15 V comparator, which has better anti-interference capability than 5 and 3.3 V comparators, is applied to generate the overcurrent signal OC. The delay of the comparator is about 300 ns. OC can be bypassed through M1 which is controlled by a FPGA.
In the FPGA, the fault feedback signal (FO), gate drive signal applied at the gate terminal (OUT), and the control signal of M1 (OC_G) are generated based on the control signal of the gate drive (IN) and overcurrent signal (OC). The control diagram of the FPGA is shown in Fig. 9 . The functions are listed below. Unless the pulsewidth is longer than the time constant of the OC filter, the overcurrent protection will not be triggered. The OC filter is helpful to avoid the short pulse noise and is necessary during the turn-ON transient. During the normal turn-ON transient, the OC-pin is at high level because the MOSFET operates in the active region and has a high v ds , while the M1 already turns OFF. OC in this period should be bypassed through the control in the FPGA. Based on the DPT, the turn-ON time is around 600 ns at R gon = 50 Ω [36] . Therefore, 1.2 μs is selected as the time constant of the OC filter so that the overcurrent protection will not be falsely triggered during the normal turn-ON transient. As soon as the overcurrent protection is triggered, OUT is locked to zero and the MOSFET shuts OFF immediately. FO is also locked to zero, and the local short-circuit fault can be detected by the central controller. These signals can only be unlocked when the rising edge is detected at IN-pin. The response time mainly consists of the delay time of the comparator (300 ns) and the time constant of the OC filter (1.2 μs) . The picture of the gate drive board with the short-circuit protection is shown in Fig. 10 . The gate drive board, having four individual gate drives, can drive the complete H-bridge module as shown in Fig. 1 .
C. Short-Circuit Protection Validation
The short-circuit protection was validated first at low dc-link voltage to ensure the device stay within a safe operation area during the short-circuit test. In this step, a low dc-link voltage (500 V) and a large L sc (14 μ H) are applied. The test waveform of the short-circuit protection at 25°C is shown in Fig. 11 . Because L sc is not a pure inductor and its parasitic capacitance cannot be neglected, the interaction between L sc and its parasitic capacitance causes resonance at i d . Therefore, i d does not linearly increase with distortion at t = 1.8 μs. FO is transmitted from the FPGA in the gate drive to the central controller through fiber optics and measured at the central controller side. The FPGA receives turn-ON signal at t = 100 ns and generates a 700 ns low level pulse at FO-pin afterward. At t = 800 ns, the MOSFET turns ON 
IV. SHORT-CIRCUIT PERFORMANCE AND DISCUSSION
A. Short-Circuit Protection Performance at Rated Dc-Link Voltage
The short-circuit performance at rated dc-link voltage (6 kV) is tested with the platform. The experimental results of the HSF and FUL types of short circuit at 25°C are shown in Fig. 12 . The short-circuit protection can keep safety of the 10-kV SiC MOSFET at 6 kV dc-link.
1) HSF Type of Short Circuit:
The short circuit happens at 400 ns when the DUT turns ON and the SSCB is already in ON state. After a 60 ns turn-ON delay, the MOSFET current i d begins to rise and reaches the saturation value at 1.2 μs. The average rising rate di d /dt is 0.49 A/ns when R gon = 15 Ω and L sc = 1 μH. The saturation current I sat at 6 kV dc-link is 362.6 A, which is 18 times of the rated current of the 10-kV MOSFET. At 1.6 μs, the short-circuit protection is triggered and the DUT shuts OFF. The maximum dc-link voltage drop is 580 V in the period that L sc is charged. When i d reaches its saturation value, the voltage drop is less than 100 V which can be negligible. The The short-circuit protection is triggered at 1.7 μs. The response time of the short-circuit protection in FUL type is 1.5 μs, which equals the sum of the comparator delay and the time constant of the OC filter. Due to a longer response time, E loss in the FUL is 2.2 J and larger than that in the HSF.
The high dv ds /dt in the FUL charges the gate-source capacitor C gs through the miller capacitor C gd , resulting in a voltage spike at gate-source voltage v gs . The voltage spike at v gs may cause a current spike at i d , which has been reported for low voltage SiC power semiconductors [26] . For the 10-kV SiC MOSFET, the voltage spike of v gs can only be observed when v ds is low, and the spike value is 3.4 V. The voltage spike in this period may be caused by magnetic coupling from high di/dt. With v ds higher, the v gs spike can be neglected. Therefore, there is no current spike observed in the FUL. The variation of v gs can be described by
where v gON is the positive bias of the gate drive. The turn-OFF gate resistance R goff is 3 Ω and C gs is 4.7 nF. The time constant of the gate drive R goff • C gs equals 14.1 ns. The parasitic capacitance of the 10-kV SiC MOSFET can be tested by the curve trace Keysight B1505A and its capacitance test fixture N1273A which can test C -V curves up to 3 kV. C gd at v ds = 3 kV is used to evaluate dv ds /dt impact considering C gd at 6 kV is lower than at 3 kV. The parasitic capacitance is shown in Fig. 13 . It can be seen that the ratio C gd /C gs is only 6.4 × 10 −4 at 3 kV. dv ds /dt at 3 kV is 12.7 V/ns and reduces with the increasing v ds . It can be calculated that the maximum spike of v gs is around 0.11 V which can be neglected. Therefore, the current spike is negligible in the FUL. In LV SiC MOSFETs, a higher C gd /C gs (e.g., 6 × 10 −3 for C2M0160120D) may result in a nonnegligible spike of v gs [41].
B. Short-Circuit Performance at Various Dc-Link Voltages
The curve tracer, due to its limited output power, can only test the output characteristics of power semiconductors in a restricted region. For example, the v ds −i d curve of the 10-kV SiC MOSFET at v gs = 9 V can only test up to 55 V/36 A using curve tracer Keysight B1505A. However, due to the short channel effect of the MOSFET, i d still increases with the increasing v ds in the active region [42] . It is not sufficient to estimate the short-circuit performance (e.g., saturation current and shortcircuit loss) with the output characteristics tested by the curve tracer. The short-circuit test platform can be used to test the performance at various dc-link voltage, extending the range of the v ds −i d curve.
The saturation current and the short-circuit energy loss at dc-link voltage varying from 500 V to 6 kV are presented in Fig. 14. In case of short channels, the threshold voltage v T will decrease as the charge in the depletion region with the increase of v ds . Since i d is proportional to v gs −v T , i d starts increasing as v T begins to fall. As v ds becomes high, the depletion region in the drift layer will extend into the n+ substrate. The depletion region in the MOSFET channel only slightly increases with the increasing v ds . The impact of v ds on the saturation current can be neglected. The saturation current can be described by
where I sat,1 is the saturation current at 1 kV dc-link and equals 270 A. The short-circuit energy loss, which is determined by the saturation current and the dc-link voltage, is represented as E loss = k e v DC I sat (6) where k e is the coefficient of the power loss and is determined by the response time of the short-circuit protection, di/dt during the short circuit which is decided by the gate drive parameter of the DUT in the HSF and the SSCB in the FUL, and v ds variation which keeps constant in the HSF while increases with i d in the FUL. k e in the HSF and FUL types of faults are 0.818 μs and 1.028 μs, respectively. The experimental waveforms of the saturation current and short-circuit loss are compared with the calculation results using (5) and (6) in Fig. 14.
C. Temperature-Dependent Short-Circuit Performance
The short-circuit performance at 3 kV dc-link and various hot plate temperatures from 25 to 125°C, which are also the initial junction temperature when the short circuit happens, is tested in Fig. 15 .
The HSF type of short circuit is shown in Fig. 15(a) . The saturation current at various temperatures is nearly the same. The di d /dt slightly increases with the temperature. The short-circuit loss increases from 773.4 mJ at 25°C to 818.3 mJ at 100°C, indicating a 0.45 mJ/°C increasing rate. Fig. 15(b) shows the FUL type of short circuit. The saturation current is also independent with the temperature. The di d /dt slightly increases with the Considering the threshold voltage of the desaturation protection keeps the same at various temperature, the short circuit at higher temperature is detected earlier, resulting in a faster operation of the short-circuit protection. The trigger of the short-circuit protection at 125°C is 100 ns earlier than that at 25°C. Therefore, the short-circuit loss decreases from 1071 mJ at 125°C to 1008 mJ at 25°C, indicating a 0.63 mJ/°C reduction rate.
In general, the impact of the initial junction temperature on the saturation current is negligible and the difference of the short-circuit loss at various temperature is also quite small. The 10-kV SiC MOSFET has good temperature-independent shortcircuit performance. The reason can be explained as follows.
1) The saturation current I sat during the short circuit can be described by
where k p is the saturation current transconductance factor (A/ V 2 ) and a function of the junction temperature T j . The gate threshold voltage v T is determined by T j , and v ds in case of short channel. k p is highly impacted by the high interface state density at the SiO 2 /SiC interface and not sensitive to T j [43] . v T and T j without consideration of short channel effect. The extracted v T reduces from 3.85 V at 25°C to 2.75 V at 125°C. However, due to the short channel effect at high v ds , v ds begins to play a major role and the impact of T j on v T is diminished. Therefore, the impact of T j on the saturation current is small during the short circuit.
1) The heavy short-circuit loss will cause a significant junction temperature rise, which is much higher than the initial junction temperature. In this case, the initial junction temperature difference can be neglected. Considering that most heat is concentrated in the drift layer during the short circuit, the average junction temperature rise of the drift layer can be approximately estimated by
where C drift is the thermal capacitance of the drift layer which is determined by volumetric heat capacity of SiC and volume of the drift layer (5.34 mm × 5.08 mm × 100 μm) [44] . C drift of the 10-kV SiC MOSFET is 6.4 × 10 −3 J • K −1 . The average temperature rise is about 160°C in the FUL and 125°C in the HSF. But the temperature is not evenly distributed. The temperature of the JFET region (x = 0 in Fig. 17 ) at the source side of the die is much higher. The temperature distribution in the die can be simulated with one-dimension temperature distribution
c p = 1300 − 700 exp − T j − 250 380
where λ and ρc p are the thermal conductivity and volumetric heat capacity of SiC and changes with temperature [45] . Q(x,t) is the transient heat generation source during the short circuit which can be obtained from v ds (t) and i d (t) waveforms [26] . The die has a 100 μm N− drift layer with a doping concentration of 6 × 10 14 cm −3 and a high doping 120 μm N+ substrate, as shown in Fig. 17 .
The temperature distribution variation with time in the HSF at 3 kV dc-link and 125°C is shown in Fig. 18(a) . The temperature in the JFET region, which approaches 383°C, is much higher than the initial junction temperature. The impact of the initial junction temperature difference becomes small. Fig. 18(b) . shows the comparison of the JFET region temperature at various initial junction temperature.
The output pins of dc+ and dc− of the power module are placed as close as possible (only a 6 mm air gap between dc+ and dc−), in order to minimize the stray inductance of the power stage and save the size through compact design. The air gap can withstand 6 kV at an ambient temperature of 25°C. However, the air gap will be broken down when the air temperature of the output pins exceeds 50°C, corresponding to 75°C in the hot plate. The output pins should be potted to have enough voltage insulation capability at the high hot plate temperature. However, with the potting material, the electrical characteristics cannot be measured through probes any more. Therefore, the short-circuit performance at 6 kV can only be tested at 25°C. Based on the above discussion, the difference of v ds (t) and i d (t) at various initial junction temperature can be neglected and the short-circuit performance at 25°C is sufficient to estimate the v ds (t) and i d (t) waveforms at higher initial junction temperature. The JFET region temperature in the FUL and HSF types of faults at 125°C, as shown in Fig. 19 , is simulated through the model. The estimated maximum temperature is 590°C and happens in the FUL. The simulated temperature distribution in the FUL is shown in Fig. 19(a) . The maximum temperature is still lower than the maximum temperature of SiC (>800°C) [46] . However, a longer response time (>2 μs) will result in an estimated maximum temperature of 760°C and may cause failure of the device.
V. CONCLUSION
The short-circuit test platform is built for 10-kV SiC MOSFET. Both HSF and FUL types of short circuit can be tested using the platform. The proposed FPGA-based short-circuit protection can protect the 10-kV MOSFET within 1.5 μs when a shortcircuit occurs. At 6 kV dc-link, the 10-kV SiC MOSFET can stay in the safe operation area with the protection during short circuit. The saturation current increases to 360 A at 6 kV dclink, which is 18 times of the rated current, and the total power loss reaches 2.2 J. The saturation current increases with a rate of 0.111 kV −1 when dc-link voltage is lower than 4 kV, and nearly keeps constant when dc-link voltage changes from 4 to 6 kV. The 10-kV SiC MOSFET has temperature-independent short-circuit performance. The difference of v ds (t) and i d (t) at various initial junction temperature can be neglected. The estimated maximum temperature during the short circuit at 6 kV dc-link and 125°C is 590°C which is lower than the maximum temperature of SiC.
